



# 24th IEEE VLSI TEST SYMPOSIUM

## Claremont Resort, Berkeley, California, USA

### April 30th – May 4th, 2006

## Call for Papers

The IEEE VLSI Test Symposium (VTS) explores emerging trends and novel concepts in testing, and verification/validation of microelectronic circuits and systems. Major topics include, but are not limited to:

- Analog, M-S & RF Test
- Automatic Test Generation
- ATE Architecture & SW
- Board & System Test
- Built-In Self-Test (BIST)
- Current Based Test
- Defect Tolerance
- Delay & Performance Test
- Design for Testability (DFT)
- Design Verification/Validation
- Diagnosis and Debug
- Embedded System Test
- Embedded Test Methods
- Fault Modeling and Simulation
- Infrastructure IP
- MEMS Test
- Memory Test and Repair
- Microprocessor Test
- Multi-Chip Module Test
- Nanometer Technologies Test
- On-Line Test
- Power Issues in Test
- Self-Repair & Fault Tolerance
- System-on-Chip (SOC) Test
- System-in-Package Test
- Test Resource Partitioning
- Thermal Test
- Test Data Compression
- Test of High-Speed I/O
- Test Quality and Reliability
- Test Resource Partitioning
- Transients and Soft Errors
- Yield Analysis & Optimization

The VTS Program Committee invites **original, unpublished paper submissions** for VTS 2006. Paper submissions should be complete manuscripts, not exceeding six pages (inclusive of figures, tables, and bibliography) in a standard IEEE two-column format. Authors should clearly explain the significance of the work, highlight novel features, and describe its current status. On the title page, please include: author name(s) and affiliation(s), and the mailing address, phone number, fax number, and e-mail address of the contact author. A 50-word abstract and five keywords identifying the topic area are also required.

Proposals for the **Innovative Practices track**, and **Special Sessions**, are also invited. The innovative practices track will highlight cutting-edge challenges faced by test practitioners, and innovative solutions employed to address them. Special sessions can include panels, embedded tutorials, or hot topic presentations. Innovative practices track and special session proposals should include a title, name and contact information of the session organizer(s), a 150-to-200 word abstract, and a list of prospective participants.

All submissions are to be made electronically through the VTS website. The deadline for all submissions is **7<sup>th</sup> October 2005**. Detailed instructions for submissions are to be found at the conference website <http://www.tttc-vts.org>. Authors will be notified of the disposition of their papers by 6<sup>th</sup> January 2006. A submission will be considered as evidence that, upon acceptance, the author(s) will present the paper at the symposium, and will submit a final camera-ready version of the paper for inclusion in the proceedings by a date that will be specified later. In the case of innovative practice and special sessions, the organizers commit to submit a session title, abstract, and list of participants for inclusion in the symposium proceedings and program by a date that will be specified later. VTS 2006 will present a **Best Paper Award**, a **Best Panel Award**, and a **Best IP Track Session Award** based on the evaluations of reviewers, attendees, and an invited panel of judges.

TTTC Test Technology Educational Program (TTEP) tutorials on emerging test technology topics will be offered during VTS 2006. Tutorial proposals should be submitted according to TTEP 2006 submission deadlines: (<http://computer.org/tab/tttc/teg/ttep>).

VTS 2006 is sponsored by the Test Technology Technical Council (TTTC) of the IEEE Computer Society. For more information on the VTS 2006 Test Event, visit the VTS website at <http://www.tttc-vts.org> or contact:

### For general information:

#### GENERAL CHAIR

Irith Pomeranz  
Purdue University  
School of ECE  
EE Bldg.  
West Lafayette, IN 47907, USA  
T: +1-765-494-3357  
E: [pomeranz@ecn.purdue.edu](mailto:pomeranz@ecn.purdue.edu)

### For submission related information:

#### PROGRAM CHAIR

Paolo Prinetto  
Politecnico di Torino  
Dip. di Automatica e Informatica  
Corso Duca degli Abruzzi 24  
I-10129 Torino TO, Italy  
T: +39-011-564-7007  
E: [Paolo.Prinetto@polito.it](mailto:Paolo.Prinetto@polito.it)

**General Chair**  
I. Pomeranz – Purdue U

**Program Chair**  
P. Prinetto – Poli di Torino

**Vice-General Co-Chairs**  
S. M. Reddy – U Iowa  
H.-J. Wunderlich – U Stuttgart

**Vice-Program Co-Chairs**  
A. Orailoglu – UC San Diego  
J. Segura – U Illes Balears

**New Topics**  
B. Courtois – TIMA

**Special Sessions**  
P. Maxwell – Agilent  
C. Metra – U Bologna

**Innovative Practices Track**  
S. Mitra – Intel

**Publications**  
S. Ravi – NEC

**Publicity**  
A. Raghunathan – NEC

**Audio/Visual**  
D. Gizopoulos – U Piraeus

**Finance**  
M. Renovell – LIRMM

**Local Arrangements**  
B. West – Credence

**Past Chair**  
S. Dey – Ortiva Networks

**Ex-Officio**  
Y. Zorian – Virage Logic

**Program Committee:**

M. Abadir – Freescale  
J. A. Abraham – UT Austin

V. D. Agrawal – Auburn U  
L. Anghel – TIMA

D. Appello – STMicroelectronics  
B. Becker – U Freiburg

A. Benso – Poli di Torino  
C.-H. Chiang – Lucent

C.J. Clark – Intel  
D. Conti – IBM

B. Cory – nVidia  
R. Galivanche – Intel

P. Girard – LIRMM  
S. Gupta – USC

I. Harris – UC Irvine  
K. Hatayama – Renesas

S. Hellebrand – U Paderborn  
S. Kajihara – Kyushu Inst Tech

B. Kaminska – Pultronics  
R. Kapur – Synopsys

A. Koche – Agilent  
H. Konuk – Broadcom

C. Landrault – LIRMM  
R. Makki – UAE U

H. Manhaeve – QStar  
E.J. McCluskey – Stanford U

S. Mourad – Santa Clara U  
P. Muhmenthaler – Infineon

J. Plusquellic – U Maryland  
J. Rajski – Mentor Graphics

G. Roberts – McGill U  
R. Segers – Philips

M. Soma – U Washington  
S. Sunter – LogicVision

S. Tabatabaei – Virage Logic  
C. Thibault – E Tech Sup Montreal

J. Tyszer – Poznan U Technology  
R. Ubar – U Tallinn

C.-W. Wu – Nat Tsing Hua U  
A. Yessayan – Virage Logic

**Steering Committee:**

J. Figueras – U Poli Catalunya  
A. Ivanov – UBC

M. Nicolaidis – iRoC  
R. Roy – Zenerys

A. Singh – Auburn U  
P. Varma – Blue Pearl  
Y. Zorian – Virage Logic



IEEE VLSI Test Symposium

1474 Freeman Drive

Amissville, VA 20106, USA

Tel: +1-540-937-8280 Fax: +1-540-937-7848

Email: [ttc@computer.org](mailto:ttc@computer.org)

